Each of the three phase limbs of the MMCC-SSFCC comprises a chained modules of three-level Full-bridge Flying Capacitor Converter (3L-FCC) synthesizing three voltage levels (0, ±0.5VDC and ±VDC) [11]. Each 3L-FCC consist of an outer dc-bus capacitor CDC1, two flying capacitors Ca, Cb and eight switch-diode pairs. The voltage on CDC1 defines the module voltage rating as VDC and this is twice the voltage rating of two flying capacitors, likewise their capacitance. This configuration offers benefit of more switching states and voltage levels per module. This MMCC-SSFCC-based STATCOM has been investigated for balanced voltage application [11], but, to the work has been reported on its operation under voltage sag conditions. This paper shows that this STATCOM is capable 978-1-5090-3474-1/16/$31.00 ©2016 IEEE 3691
×ò INTRODUCTION
In power distribution systems, voltage unbalance can take several forms including unequal magnitudes, presence of harmonics and unequal phase shift between voltages. This occurs as a result of; uneven distribution of loads such as single phase traction drives and electric locomotives; open wye and delta transformer banks; asymmetric transmission impedances; and blown fuses in three phase capacitor banks [1] . These unbalanced voltages in power system result in sags, swells and interruptions [2] . This unbalance Voltage has an adverse effect on equipment, system stability and power quality of power distribution system [3] . This in turn increases losses, reduces efficiency and decrease life span of equipment.
The Static Synchronous Compensator (STATCOM) plays a paramount role in reactive power control and voltage regulation in power systems. This has also been applied to overcome the problems of unbalance [4] . Recent development in the medium and high voltage power converters such as the Modular Multilevel Cascaded Converter using stacked Hbridge cell configuration (MMCC-SSBC) [5] enables STATCOM application in transmission network. With its modular nature the topology offers a number of benefits such as scalability by using its modular nature to extend to any voltage level required without the use of step-up transformers [6] . In addition it gives good waveform quality at low switching frequency. The switching and clamping devices in MMCC are rated at module power and voltage levels, enabling the use of lower rated components operating under reduced voltage stress.
It has been shown that the MMCC is capable of compensating reactive power under balanced conditions [7] . However, with the occurrence of a phase voltage sag, the voltages of the power network become asymmetrical, Fig.1 shows the circuit configuration of a three phase STATCOM using the MMCC-SSFCC.
Under balanced operation this MMCC-SSFCC-based STATCOM is able to mitigate the reactive power, but when voltage sag occurs it faces challenging issue. This is because the average active power flowing through the converter is nonzero during voltage unbalance, but the module capacitors for the chained modules do not allow circulating current flowing within the converter phase limbs, resulting in module DC voltage imbalance.
The non-zero active power can be analyzed as follows; Under unbalanced operation, the PCC voltages and compensation reference currents are written in phasor form as:
Thus the total per phase active powers are expressed as:
The first and second terms on the right-hand-side (RHS) of the above three expressions contain positive and negative sequence terms solely. These terms contribute the zero average active powers which are balanced. This implies that the average three phase power flowing through the STATCOM is zero. However the RHS third and last terms are cross products of positive sequence and negative sequence voltage and current respectively, they result in undesired nonzero average active power flowing through individual phases. This causes the DC link and flying capacitor voltages of each module drifting away from their nominal values. Hence, preventing the STATCOM to function properly as a reactive power compensator.
An effective approach to overcome this problem involves adding a common zero-sequence voltage to each of the three converter-limb voltages. If accurately estimated and applied to each phase limb, this zero-sequence voltage cancels out the effect of the cross component terms of each phase active power. Thus the control strategy for the MMCC-SSFCC-based STATCOM include the following: 1) DC link/cluster voltage balancing control 2)
Zero-sequence voltage estimation 3)
Converter reference voltage estimation
A. DC link/Cluster Voltage Balancing Control
The active power flowing through each phase limb (Pa, Pb and Pc) comprises two elements; the positive sequence active power owing to converter loss and negative sequence active power due to unbalanced voltage. Both must be compensated to prevent the phase limb voltages (module DC-link and flying capacitor voltages) deviating from their rated values. For the converter losses, the DC-bus voltage feedback control is applied as illustrated in Fig. 2 . For MMCC-SSFCC topology obtaining the average value, VDC_avg, of the three phase-limb DC-link voltages requires calculating per phase limb average DC voltage. This can be done by averaging the measured individual module voltages within the corresponding phase chain, so the DC-link average voltage for each phase is given as: (4) where nmp denotes the number of modules per phase and the average voltage of the three phase-limb VDC_avg can be evaluated as:
Applying the average voltage value and the required nominal voltage VDC_ref to the DC-bus voltage feedback P+I controller (Fig. 2) , the current Id_ref is evaluated for active power compensation.
For compensating the effect of the second element -the negative sequence active power relies on implementing a cluster voltage balancing control scheme since it is this power flowing in and out of each converter phase limb that causes the imbalance of the phase limb DC-link voltages. As shown in Fig. 3 , this cluster voltage balancing control consists of three PI regulators respectively for each phase limb. The average voltage VDC_avg evaluated in (5) and the individual phase average voltages (i.e. VDC_a, VDC_b and VDC_c) as derived in (4) are applied in generating the phase cluster powers. These cluster powers are further applied to determine the zero sequence voltage to be injected.
B. Zero Sequence Voltage Estimation
Having evaluated the active power, Pa, Pb and Pc flowing through each phase limb, a zero sequence voltage vo can be derived. This follows the principle that the sum of active power caused by the injected zero sequence voltage and that of existing active power expressed by (3) should balance the cluster powers. Thus, the equations for power across each phase are written as: 
and its time domain instantaneous voltage is expressed as ) sin(
where t is the synchronous rotating angle created by the phase locked loop (PLL).
With the calculated zero sequence voltage applied to each phase, the average active power in all three phases should ideally be zero. This zero sequence voltage will not affect the values of voltage and current at the point of common coupling.
C. Converter Phase Reference Voltage Calculation
The reference voltage per phase limb of the converter should enable the current flowing to the PCC to compensate for reactive power under voltage sag condition. The current controller can be designed based on-
Where Vs(abc) are the 3-phase line to neutral voltages at PCC, Vc(abc) are the 3-phase converter output voltages, ir(abc)* are the 3-phase reference compensated currents. This method uses three voltage source current control for each phase of the converter. The voltage source current control is implemented using a predictive deadbeat control expressed as:
The three instantaneous converter line to neutral voltages including the zero sequence voltage (Vc_(abc) is expressed in (14) as: (14) Equation (14) Under the reference current determination and cluster voltage balancing control block, the reference currents to be compensated are determined along with the cluster powers to estimate the zero sequence voltage to maintain the DC-link voltage at their nominal values. The current controller is used in generating the converter phase reference voltages. The current controller is actualized using the deadbeat predictive controller. The generated reference voltages are inputted into the modulator to synthesize gate signals. The phase shifted PWM is applied for this operation as discussed in [11] .
×Êò SIMULATION RESULTS
The proposed STATCOM controller is verified through simulation under voltage sag condition. The power system, STATCOM and control strategy are implemented via SIMULINK/MATLAB. All parameters are provided in table 1. Two different scenarios are studied to highlight the effectiveness of this STATCOM controller for MMCC-SSFCC.
A. STATCOM Low Voltage Ride Through Test Under Voltage Sag Condition
In this test, the controller performance when compensating for reactive power is analyzed under voltage sag condition. Fig. 5a shows the results for single phase voltage sag having a voltage depth of 100% for a duration of 100ms.
The voltage sag occurs when STATCOM is carrying out a reactive capacitive operation (reactive power Q=1.35KVAR). The STATCOM output voltage and current are shown in Fig.5b and 5c respectively. The phase current has a 90 0 phase lead over the phase voltage. It can be observed that the compensated currents generated by STATCOM controller are balanced as seen in Fig. 5c , regardless of the voltage sag. With the injection of the proposed zero sequence voltage (Fig. 5f ), it can be observed from Fig. 5d and 5e that the module and inner flying capacitor voltages has a deviation of around ±2V and ±4V respectively from their DC voltage reference. This is acceptable because it lies within its tolerance limit of ±10% voltage rating.
The effectiveness of the proposed balancing algorithm during asymmetric fault condition is compared with cluster balancing control without zero sequence voltage injection. Fig.  6 shows that the DC bus and inner flying capacitor voltages deviate from their desired values during fault ride through operation. This arises from the cross coupled power terms expressed in (3). Fig. 7 shows the waveforms for three phase voltage sags with a voltage depth of 50%. The SSFCC based STATCOM continually inject three phase balanced sinusoidal currents for reactive power compensation even when voltage sag occurs (Fig. 7c) . Fig. 7d and 7e show that the DC bus voltage and inner flying capacitor voltages are maintained at their nominal values. Under this symmetrical fault condition, all the dc bus and inner flying capacitor voltages are also maintained at their reference voltages even with the exclusion of the zero sequence voltage as seen in Fig. 8a and 8b respectively.
Regardless of both methods maintaining the module and inner flying capacitor voltages under symmetrical fault conditions, their behavior under asymmetrical fault condition differs. Therefore, the zero sequence voltage injection control method has better performance for fault ride through operations. 
B. STATCOM Reactive and Unbalanced Current Compensation Resulting From Unbalanced Voltage Condition
In this scenario, the STATCOM operation under unbalanced grid voltage is investigated. The system operates under balanced condition until at time t= 1.5s, an asymmetric fault (phase to ground fault) occurs at the supply side, resulting to a voltage depth of 50% (see Fig. 9a ). After t= 1.5s, unbalanced current is absorbed by the balanced load as shown in Fig. 9c . This unbalanced condition created by the voltage sag is completely compensated by the STATCOM ensuring the current at the point of common coupling to be balanced and equal (see Fig. 9b ). As a result of the voltage sag, a negative current component iLn = 0.4A and reactive current iLq= 1.4A is compensated by the STATCOM as seen in Fig. 9e and 9f respectively. This is completely compensated as the degree of unbalance created by the voltage sag at the load bus lies within the operating limit of the STATCOM controller:- 
